MLABlibrarysvnkaklikMLAB_E8magsvn

Català-Valencià – Catalan中文 – Chinese (Simplified)中文 – Chinese (Traditional)Česky – CzechDansk – DanishNederlands – DutchEnglish – EnglishSuomi – FinnishFrançais – FrenchDeutsch – Germanעברית – Hebrewहिंदी – HindiMagyar – HungarianBahasa Indonesia – IndonesianItaliano – Italian日本語 – Japanese한국어 – KoreanМакедонски – Macedonianमराठी – MarathiNorsk – NorwegianPolski – PolishPortuguês – PortuguesePortuguês – Portuguese (Brazil)Русский – RussianSlovenčina – SlovakSlovenščina – SlovenianEspañol – SpanishSvenska – SwedishTürkçe – TurkishУкраїнська – UkrainianOëzbekcha – Uzbek

Compare Revisions

• This comparison shows the changes necessary to convert path

  → /schemata/prenos/letadlo/vysilac/PCB/VYSILAC_final.eco @ 5

  → /schemata/prenos/letadlo/vysilac/PCB/VYSILAC_final.eco @ 6

  ↔ Reverse comparison

• Compare Path:	Rev

  With Path:	Rev

Ignore whitespace Rev 5 → Rev 6

/schemata/prenos/letadlo/vysilac/PCB/VYSILAC_final.eco
0,0 → 1,61
*PADS-ECO-V3.0-MILS*
*REMARK* -- VYSILAC_final.pcb -- Wed Aug 27 20:22:26 2003
*NET*
*SIGNAL* GND 31.5
M3.1 J7.3
*END*
*PADS-ECO-V3.0-MILS*
*REMARK* -- VYSILAC_final.pcb -- Wed Aug 27 20:28:38 2003
*NET*
*SIGNAL* N38468 19.69
M3.1 CON2.12
*DELPIN*
M3.1 N38468
*NET*
*SIGNAL* GND 31.5
CON2.5 M3.1
*END*
*PADS-ECO-V3.0-MILS*
*REMARK* -- VYSILAC_final.pcb -- Wed Aug 27 20:30:21 2003
*DELPIN*
M3.1 GND
*NET*
*SIGNAL* N38468 19.69
M3.1 CON2.12
*DELPIN*
M3.1 N38468
*END*
*PADS-ECO-V3.0-MILS*
*REMARK* -- VYSILAC_final.pcb -- Wed Aug 27 20:31:24 2003
*NET*
*SIGNAL* GND 31.5
M3.1 CON2.5
*END*
*PADS-ECO-V3.0-MILS*
*REMARK* -- VYSILAC_final.pcb -- Wed Aug 27 20:32:59 2003
*DELPIN*
M3.1 GND
*NET*
*SIGNAL* GND 31.5
J7.1 M3.1
*END*