Subversion Repositories – MLAB

/Modules/Universal/ @ 4467   →   /Modules/Universal/ @ 4468

Compare Path:	Rev
With Path:	Rev

/Modules/Universal/RJ45V01A/CAM_PROFI/RJ45V01A-B.Cu.gbr
1,7 → 1,7
G04 #@! TF.FileFunction,Copper,L2,Bot,Signal*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 16. 2. 2016 8:07:08*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 18. 2. 2016 10:37:37*
%MOMM*%
G01*
G04 APERTURE LIST*

/Modules/Universal/RJ45V01A/CAM_PROFI/RJ45V01A-B.Mask.gbr
1,23 → 1,23
G04 #@! TF.FileFunction,Soldermask,Bot*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 16. 2. 2016 8:07:08*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 18. 2. 2016 10:37:37*
%MOMM*%
G01*
G04 APERTURE LIST*
%ADD10C,0.300000*%
%ADD11R,0.299720X0.449580*%
%ADD12C,3.300000*%
%ADD13C,2.300000*%
%ADD14C,1.300000*%
%ADD15C,1.500000*%
%ADD16R,1.524000X1.524000*%
%ADD17R,1.397000X0.889000*%
%ADD18C,6.000000*%
%ADD19R,0.889000X1.397000*%
%ADD20R,2.499360X2.550160*%
%ADD21R,0.449580X0.299720*%
%ADD22R,3.000000X2.000000*%
%ADD11R,0.539720X0.689580*%
%ADD12C,3.540000*%
%ADD13C,2.540000*%
%ADD14C,1.540000*%
%ADD15C,1.740000*%
%ADD16R,1.764000X1.764000*%
%ADD17R,1.637000X1.129000*%
%ADD18C,6.240000*%
%ADD19R,1.129000X1.637000*%
%ADD20R,2.739360X2.790160*%
%ADD21R,0.689580X0.539720*%
%ADD22R,3.240000X2.240000*%
G04 APERTURE END LIST*
D10*
D11*

/Modules/Universal/RJ45V01A/CAM_PROFI/RJ45V01A-Edge.Cuts.gbr
1,7 → 1,7
G04 #@! TF.FileFunction,Profile,NP*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 16. 2. 2016 8:07:08*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 18. 2. 2016 10:37:37*
%MOMM*%
G01*
G04 APERTURE LIST*

/Modules/Universal/RJ45V01A/CAM_PROFI/RJ45V01A-F.Cu.gbr
1,7 → 1,7
G04 #@! TF.FileFunction,Copper,L1,Top,Signal*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 16. 2. 2016 8:07:08*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 18. 2. 2016 10:37:37*
%MOMM*%
G01*
G04 APERTURE LIST*

/Modules/Universal/RJ45V01A/CAM_PROFI/RJ45V01A-F.Mask.gbr
1,17 → 1,17
G04 #@! TF.FileFunction,Soldermask,Top*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 16. 2. 2016 8:07:08*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 18. 2. 2016 10:37:37*
%MOMM*%
G01*
G04 APERTURE LIST*
%ADD10C,0.300000*%
%ADD11C,3.300000*%
%ADD12C,2.300000*%
%ADD13C,1.300000*%
%ADD14C,1.500000*%
%ADD15R,1.524000X1.524000*%
%ADD16C,6.000000*%
%ADD11C,3.540000*%
%ADD12C,2.540000*%
%ADD13C,1.540000*%
%ADD14C,1.740000*%
%ADD15R,1.764000X1.764000*%
%ADD16C,6.240000*%
G04 APERTURE END LIST*
D10*
D11*

/Modules/Universal/RJ45V01A/CAM_PROFI/RJ45V01A-F.SilkS.gbr
1,7 → 1,7
G04 #@! TF.FileFunction,Legend,Top*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 16. 2. 2016 8:07:08*
G04 Created by KiCad (PCBNEW 4.0.1-stable) date 18. 2. 2016 10:37:37*
%MOMM*%
G01*
G04 APERTURE LIST*

/Modules/Universal/RJ45V01A/CAM_PROFI/RJ45V01A-NPTH.drl
1,5 → 1,5
M48
;DRILL file {KiCad 4.0.1-stable} date 17. 2. 2016 14:25:21
;DRILL file {KiCad 4.0.1-stable} date 18. 2. 2016 10:37:40
;FORMAT={3:3/ absolute / metric / suppress leading zeros}
FMAT,2
METRIC,TZ

/Modules/Universal/RJ45V01A/CAM_PROFI/RJ45V01A.drl
1,5 → 1,5
M48
;DRILL file {KiCad 4.0.1-stable} date 17. 2. 2016 14:25:21
;DRILL file {KiCad 4.0.1-stable} date 18. 2. 2016 10:37:40
;FORMAT={3:3/ absolute / metric / suppress leading zeros}
FMAT,2
METRIC,TZ

/Modules/Universal/RJ45V01A/SCH_PCB/RJ45V01A.kicad_pcb
3,7 → 3,7
(general
(links 50)
(no_connects 0)
(area 0.203999 -30.274001 40.436001 -0.203999)
(area -4.6355 -53.467 44.577001 4.953001)
(thickness 1.6)
(drawings 21)
(tracks 118)
68,7 → 68,7
(mod_text_width 0.15)
(pad_size 6 6)
(pad_drill 3)
(pad_to_mask_clearance 0)
(pad_to_mask_clearance 0.12)
(aux_axis_origin 0 0)
(visible_elements 7FFFFF7F)
(pcbplotparams